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 
Abstract-- The design of a power buffer to mitigate the 
negative impact of constant power loads on voltage stability as 
well as enhancing ride-through capability for the loads during 
upstream voltage disturbances is examined. The power buffer 
adjusts its front-end converter control so that the buffer-load 
combination would appear as a constant impedance load to the 
upstream supply system when depressed voltage occurs. A 
battery energy-storage back-up source within the buffer is 
activated to maintain the load power demand. It is shown that 
the buffer performance is affected by the battery state of 
discharge and discharge current. Analytical expressions are also 
derived to relate the buffer-load ride-through capability with the 
battery state-of-discharge. The most onerous buffer-battery 
condition under which the load-ride through can be achieved has 
been identified.  
 
Index Terms-- Constant power load, lead-acid battery, power 
buffer, power quality, voltage stability. 
I.  INTRODUCTION 
ith the increasing wide-spread use of power electronics-
based loads in electrical supply systems, important 
contributing factor of these loads to system stability has been 
recognized for some time [1]. When an upstream fault occurs 
and causes depressed voltage or sag, the constant power loads 
will draw a larger current from upstream source in order to 
maintain the demand. This in turn causes a larger voltage drop 
across the source impedance and to a further decrease in the 
load terminal voltage. Depending on the severity of the sag 
and the load demand level, the situation could develop into 
voltage instability or even a system collapse. 
To mitigate the aforementioned voltage stability problem, 
active dynamic power buffer concept has been proposed to 
decouple the load dynamics from the upstream system during 
fault. In [2, 3], the authors proposed a power buffer scheme in 
which a capacitor is used as the form of energy-storage media 
to balance the mismatch in power between that supplied from 
upstream system and the load demand during the disturbance 
interval. The authors assume that the capacitor is of sufficient 
capacity to meet the power shortfall. Under normal conditions, 
the buffer scheme in [2, 3] is controlled to maintain unity 
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power factor (UPF) at the point of common coupling (PCC). 
When voltage sag occurs, however, the buffer in [2, 3] adjusts 
the front-end converter so that the input impedance of the 
buffer (observed from the source side) is controlled to assume 
the same value as that before sag.  Hence the input current 
would decrease proportionally as the load terminal voltage 
reduces. In this way, voltage drop across the source 
impedance would also be reduced and the voltage instability 
problem could be mitigated. The buffer scheme is extended in 
[4] to deal with unbalanced faults but with the input 
impedance during disturbance controlled so that the input 
current is balance and stays within set limit. 
In all the above works, it is clear that if the severity of the 
disturbance is such that the upstream supply system is unable 
to meet the load demand, the capacitor energy storage device 
within the buffer must provide the shortfall. Unfortunately, all 
the analysis in [2-4] has not specifically addressed the design 
of the energy storage system. The intent of this paper is to fill 
this gap. In the proposed scheme, a battery energy storage 
system is used as the back-up power source. In Section II, the 
power buffer and its operation scheme are presented. Load 
ride-through capability, as it relates to the battery state of 
discharge, is analyzed in Section III. Simulation results are 
given in Section IV to show the effectiveness of the proposed 
scheme. 
II.  POWER BUFFER OPERATIONAL PRINCIPLE 
There are several topologies proposed for the power buffer. 
The specific version shown in Fig. 1 is comprised of a three-
phase boost converter, controlled through the PWM switching 
scheme and a series RL filter. The filter controls the level of 
harmonic generated by the converter. Usually the filter 
resistance is small compared to the inductance and can be 
neglected. Such a converter topology would allow it to operate 
in either rectifying or regenerating modes. It could be 
controlled to draw almost sinusoidal input current and with a 
near unity power factor at its terminals. In this system, Vg 
represents the upstream source-side voltage at the point-of-
common-coupling (PCC) of the buffer-load combination. 
Also, it is assumed that the filter is effective and that of the 
impedances shown in Fig. 1, only their components at the 
mains power frequency (ω) need to be considered. 
Under normal condition, the PWM switching scheme is 
controlled to maintain the dc-link voltage (Vdc) at desirable 
level and to meet the constant power needed by the load. The 
control scheme of the buffer system described in Figure 1 is 
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given in [4] where controllers have been designed to 
guarantee system stability and to keep Vdc at nominal level. 
 
 
Fig. 1  A schematic diagram of a power buffer-connected load scheme. 
 
When voltage sag occurs, the power buffer is designed 
such that the buffer-load combination is switched from the 
constant power mode to one of constant impedance. Under the 
latter mode, the buffer-load combination could be represented 
by a parallel connection of Rin and Xin, as shown in Fig. 2. In 
the figure, 

sV  is the upstream voltage and Xs represents the 
source impedance where Xs = jωLs. 
 
 
Fig. 2  Equivalent circuit of power buffer-load combination in parallel 
representation. 
 
In Fig. 2, Rin and Xin are determined through the following 
equations, 
2
0in g lR V P  (1) 
2
0in g lX V Q  (2) 
where Pl  and Ql are the constant real and reactive power load 
components respectively. Vg0 is the pre-sag voltage at the 
PCC. Note that under UPF operation, Xin value is very much 
larger than Rin. also under steady-state, Rin and Xin can be 
readily determined using (1) and (2) because Vg0, Pl and Ql are 
measurable. The determined values would be the equivalent 
impedance of the load-buffer combination prior to voltage 
sag. 
With the RL filter, the filter impedance jX forms part of the 
input impedance Rin and Xin. Representing the buffer-load 
impedance as series connection of R1 and X1, R1 and X1 can be 
expressed in terms of Rin and Xin using the following 
expressions [4]: 
2 2 2
1
2 2 2
1
( )       
( )
     
in in in in
in in in in
R R X R X
X R X R X X
 (3) 
The buffer terminal voltage phasor 

wV  is 
1 1 1 1( ) [ ( )]   
 
w gV V R jX R j X X  
Taking 

gV  as the reference phasor and after some 
manipulation, the d, q components of 

wV can be derived: 
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 (4) 
Real and reactive power flows into the power buffer can be 
regulated through the control on 

wV in the following way. 
Under fault condition, one attempts to maintain the input 
impedance at the load-buffer terminal constant at the known 
pre-sag value Rin + jXin. This is achieved through controlling 
the buffer PWM to produce 

wV  given in (4). R1 and X1 are 
readily obtained through (3) and as 

gV  can be measured on-
line, hence 

wV  can be generated. In this way, the power 
drawn by the buffer is governed by Rin and Xin and is not 
determined by the power absorbed by the load. In this way, 
the buffer-load combination is viewed as constant impedance 
from the source. 
The approach described differs from that in [4]. Whereas in 
controlling power flow from the upstream source into the 
PCC, the approach in [4] requires the input current be 
controlled to within pre-set limit, the present approach 
achieves the power flow control by ensuring the input 
impedance of the buffer-load combination is exactly the same 
as that pre-fault. In the latter approach, the power flow into 
the PCC will be proportional to the square of the PCC voltage 
magnitude, Vg. Therefore, the input power drawn by the 
buffer-load connection will decrease during the sag event. 
Any mismatch in power between that from the PCC and the 
load demand can be compensated by the energy storage 
system connected across the dc-link, thus creating a favorable 
situation in terms of system stability. 
On the control system based on the above concept to cater 
for both balanced and unbalanced sags, negative phase 
sequence controller is design in the same manner as for the 
positive phase sequence system. The method is similar to that 
given in [4].  
III.  A NEW POWER BUFFER SCHEME 
From Fig. 2, the phasor diagram depicted in Fig. 3(a) can 
be obtained. When an upstream fault occurs and since the 
input impedance of the buffer-load combination remains 
constant at the pre-sag value, Iin would decrease in proportion 
with the voltage sag depth. From Fig. 3(a) and for a given sag, 
maximum real power drawn from Vs occurs when the power 
flow from source at the PCC is at unity power factor (UPF), 
i.e., 

inI  is in phase with 

gV . The phasor diagram depicting 
such maximum power transfer condition is shown in Fig. 3(b) 
and the corresponding power transfer level is 
       
(a)            (b) 
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Fig. 3  Phasor diagram describing power buffer at (a) non-unity power factor 
and (b) unity power factor condition at the PCC. 
 
2
max g inP V R  (5) 
Hence, in the proposed scheme, once a sag is detected, i.e. 
Vg < Vg,min, where Vg,min is typically 0.95 p.u. [5], the power 
buffer is switched from constant power mode to one of 
constant impedance mode. 
Next the focus is to examine the requirement of the energy 
storage system when the buffer operates under the constant 
impedance mode. 
A.  Circuit Model of Buffer with Battery Storage 
Unlike [2, 3] where capacitor has been proposed as the 
media of energy storage, battery has been considered for 
incorporation in the buffer scheme in this investigation. With 
its competitive price, lead-acid battery has become one widely 
used energy storage device in power systems. Moreover, 
battery energy storage system possesses the merit of higher 
specific energy capacity when compared to capacitor [6]. 
Hence it is likely to be suitable for the present high power 
application. 
The proposed buffer scheme will now be described. 
Several lead-acid battery models have been reported in the 
literature [7-11]. One most commonly used model is the 
Thevenin equivalent representation shown in Fig. 4. In the 
model, E is the no-load battery voltage and Rs, the internal 
resistance. Rp represents the non-linear contact resistance of 
the plate to electrolyte and Cp, the capacitance of the parallel 
plates of the electrolyte and electrode. In practice, these 
battery parameters are dependent of the state of discharge (f) 
of the battery, the level of the discharge current and the 
battery operating temperature. In the present analysis, 
however, since it is expected that the battery is to function 
over short durations, one may assume E, Rs, Rp and Cp are 
constant over the operational period. The battery model would 
then be suitable for use in analyzing the behavior of the buffer. 
From load side of Fig. 1 and Fig. 4, one can obtain the 
following equations based on basic circuit laws, 
 
,   ,    ,
( ) ,      
cp p cp cap dc btr cp cp p
btr dc cp s btr cap dc
i C dv dt i C dv dt i i v R
i E v v R i i p v
   
       (6) 
where vdc, vcp are the voltages across the dc-link and that across 
the battery capacitance Cp respectively. ibtr is the current in the 
battery branch,  icp is that in the capacitor sub-branch and icap 
is that in the dc-link capacitor. Let Δp(t) be the mismatch 
power between the power buffer and the constant power load. 
Under the UPF operating condition at the buffer terminals, 
 
 
Fig. 4  Circuit model of lead-acid battery bank. 
 
max( ) lp t P P    (7) 
Pl represents the load power demand. Pmax is the maximum 
power defined in (5) and is proportional to Vg2. 
After some algebraic manipulations of (5)-(7), one obtains 
the following equations to describe the dynamic behavior of 
the power buffer over the transient period, 
2 20.5
( ) ( )
dc dc cp s dc s dc s
p cp s s p cp s p dc s
C dv dt p v v R Ev R v R
C dv dt E R R R v R R v R
         
 (8) 
B.  Steady-State Analysis of Power Buffer Operation 
From (8), the equations describing the steady state of the 
buffer are 
2
, , , ,
, ,
0
( ) ( ) 0     
dc ss cp ss s dc ss s dc ss s
s s p cp ss s p dc ss s
P V V R V R EV R
E R R R V R R V R
         
 (9) 
where ΔP, Vdc,ss and Vcp,ss represent steady state values of Δp, 
vdc and vcp of (8) respectively. 
From (9), the relationship between the steady state voltages 
(Vcp,ss) across Cp, and the mismatch power ΔP in terms of the 
dc-link voltage (Vdc,ss) and battery parameters are 
 
, ,( ) ( )cp ss p dc ss s pV R E V R R    (10) 
, ,( ) ( )   dc ss dc ss s pP V E V R R  (11) 
 
In carrying out this analysis, it is assumed that the transient 
process following the switching in of the battery bank has 
ceased. This means that only the battery resistance needs to be 
considered. The universal battery model given in [10] is then 
applicable: 
 
0 0,         b RE E Kf R R K f     (12) 
In this model, E0 and R0 are the open circuit terminal battery 
voltage and the total equivalent battery resistance at full 
charge respectively. Rb is the total internal resistance which 
depends on the battery state of discharge (SOD) or f.  K and 
KR are experimentally obtained constants. When the battery is 
fully charged, f = 0. f > 0 indicates that the battery is in the 
discharged state. Conversely, f < 0 shows the battery is over-
charged. 
Substituting (12) into (11), the relationship between Vdc,ss, f 
and ΔP can be obtained. 
 
2
, 0 0 00.5[ ( ) 4( ) ]      dc ss RV E Kf E Kf R K f P  (13) 
Equation (13) allows one to determine Vdc,ss for given battery f 
and ΔP. 
Furthermore, by substituting (5) and (7) into (13), one 
obtains 
 
2 2
, 0 0 00.5[ ( ) 4( )( / ) ]      dc ss R l g inV E Kf E Kf R K f P V R  (14) 
Equation (14) relates the variations in Vdc,ss with the voltage 
magnitude Vg, the battery discharge state f and the constant 
impedance (Rin) considered in Section II and is given by (1). 
Typical curves describing (14) are shown on Fig. 5. In this 
figure, it is seen that for a given sag voltage (Vg), Vdc,ss 
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increases with the decrease of f (i.e. battery is more fully 
charged). This means that the battery with a lower f will have 
a higher internal EMF, lower internal resistance and can 
therefore supply more power than a battery with higher f, for 
given E0 and R0. 
In practice, to guarantee satisfactory operation of the buffer, 
it is also necessary to ensure that Vdc,ss should be kept within a 
range (say)  10% around its nominal value [12]. These 
limits are shown on Fig. 5 as curves AB and CD. These two 
boundaries define the operating range of the buffer for 
different battery SOD. Hence the feasible operating region of 
the buffer-load combination is within the area ABCD. One 
could use the information given in this figure to readily 
estimate the most severe sag or swell the buffer would be able 
to provide load ride-through under steady-state conditions. 
For example, if the battery SOD f = 0.4, from Fig. 5, one notes 
that any voltage disturbance which causes Vg to lie within the 
range 0.82 p.u. (sag) to well beyond 1.4 p.u. (swell) can be 
readily dealt with by the buffer, and the load demand can be 
met with Vdc,ss within the acceptable limit. As the battery SOD 
can be monitored, a possible implementation scheme would 
entail the on-line measurement of f, and subsequently use it to 
predict the load ride-through level. Since the buffer is used to 
provide the short-fall in power during the load ride-through, f 
will increase over time. The ride-through capacity of the 
buffer would be updated continuously so that one could 
determine when the battery bank needs to be re-charged, in 
order to meet some pre-specified load ride-through criteria. 
 
 
Fig. 5  Steady-state DC-link voltage (Vdc,ss) as function of battery state of 
discharge (f) and sag/swell level. 
 
In fact, one should also consider the inevitable delay from 
the instance of the detection of the voltage disturbance until 
the sag is confirmed. Based on the ITI/CBEMA curve [13], 
typical satisfactory operation of sensitive loads can still be 
maintained if the delay is less than 2 ms and the dc-link 
voltage is quickly restored soon after. Over this initial sag 
interval of 2 ms, the load-buffer will be allowed to operate 
under constant power mode. This is because voltage 
instability is unlikely to be very much affected over this 
relatively short interval. Once the sag event is confirmed and 
its severity identified, the buffer-load combination is then 
switched into constant impedance mode. 
While the above is concerned with voltage sag incident, 
similar analysis can be carried out for voltage swell, i.e. when 
Vg > 1.1 p.u. (say). 
C.  Transient Performance of Power Buffer 
As mentioned in the last sub-section, one expects the 
variations of dc-link voltage (Vdc) are controlled to within a 
narrow range of its nominal value. Consequently, it is 
reasonable to analyze the transient performance of (8) in its 
small-signal form as, 
 
, , ,
,
(2 ) ( )
                 ( ) ( )
( ) ( ) ( )
dc dc ss cp ss dc s dc ss
cp s dc ss
cp dc s p s p cp p s p
d v dt V V E v R CV
v R C p CV
d v dt v R C R R v C R R
 
 
  
           
 (15) 
Stability and transient performance of the system following 
the battery switch-in may now be analyzed. From (15), one 
can obtain the transfer function 
 
2
,( ) [ ( ( ) )]dc dc ssv p s CV s s               (16) 
where, 
, ,
2
,
2 1,  , 
    s p dc ss cp ss
s p p s dc ss s p
R R E V V
R R C R CV R CC
    (17) 
From the characteristic equation of (16) and using Hurwitz-
Routh criterion, stability of the buffer-battery system would be 
guaranteed if and only if 
0    (18) 
0     (19) 
From (18), one obtains the necessary condition for stability as 
 
2[( ) (2 )]dc s p p s p p p s pV R R C E R R C R C R R     (20) 
Substituting (10) into (19), Vdc,ss must also satisfy the 
condition 
, 0.5dc ssV E  (21) 
Upon closer examination it is noted that the following in-
equality relationship is always valid, 
 
2( ) (2 ) 2   s p p p s p s p pR R C R C R R R R C  (22) 
Hence, one can conclude once (21) is satisfied, (20) would be 
satisfied automatically. 
Under battery discharge mode, ΔP > 0. From (11), it can be 
determined that indeed, Vdc,ss > 0.5E. Hence, (21) is always 
satisfied. Thus the buffer system is always stable and vdc will 
settle to a constant value following a step change Δp. 
Furthermore, one can also examine the characteristic 
equation of (16) to obtain the damping ratio ζ where 
 
0.5( )         
Substituting (17) into the last expression and since E ≈ Vdc,ss,  
ζ can be expressed in terms of Rs, Rp and Cp, viz 
 
0.5( )s p p p s p pR C R C R C R R CC     (23) 
From (22), the following in-equality is obtained 
2 2 2 2( ) 2 0   s p p p p pR C R C R C R CC  
Thus, ζ > 1. It can be concluded that the buffer system is 
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always over-damped. 
It is also possible to quantify how each of the battery 
parameters affects ζ. For example, by partial differentiating 
(23) with respect to Rs, one obtains 
( ) (4 )s s p p p s s p pR R C R C R C R R R CC      (24) 
Since Cp is of the order of F but C is of the order of mF, the 
term RpC can be ignored. Thus RpCp >> RsC. Therefore (24) 
can be simplified to yield 
 
(4 )s p p s s p pR R C R R R CC     (25) 
The last sensitivity function has a negative value which 
indicates that with an increase in Rs would cause a decrease in 
the damping ratio of the system. 
Similarly, the same approach can be applied to the study of 
the sensitivity of ζ to Rp and Cp to obtain 
 
( ) (4 )p p p p s p s p pR R C R C R C R R R CC      (26) 
( ) (4 )p p p s p p s p pC R C R C R C C R R CC      (27) 
Both sensitivity functions have positive values. It indicates 
that ζ increases with Rp or Cp. 
Finally, the characteristic equation shows that there are two 
real negative roots 
2
1
2
2
0.5( ( ) 4 )
0.5( ( ) 4 )
s
s
    
    
          
 (28) 
Upon closer examination, it is noted that α > 0, β < 0 and γ > 0. 
Hence it can be concluded from (28) that s1 << s2 and the 
dynamic performance of the system is primarily dominated by 
the pole s1. 
From [7, 11], it is shown that Rs, Rp and Cp vary with the 
discharge current. From the data shown in [11] for example, 
one can obtain the values of Rs, Rp and Cp and from which the 
damping ratio ζ and dominant pole s1 variations with the 
discharge current can be determined. Typical results are 
shown in Fig. 6. In this example, one finds that ζ reaches its 
maximum value at a discharge current of some 153 A before it 
progressively decreases as the current increases. The dominant 
pole changes little as the discharge current increases to 153 A 
but decreases greatly with further increment of the current. 
In the study of buffer system operation, one should 
therefore select the battery condition which will result in the 
highest damping ratio and smallest s1 as the worst operating 
condition. This is because during sag, a higher value of the 
damping ratio corresponds to a buffer system with slower 
response characteristic. In Fig. 6, for example, the most 
strenuous load ride-through condition would correspond to 
battery discharge current of about 153 A. Hence, by designing 
the buffer to provide load ride-through under this most 
strenuous condition, improved and smoother ride-through 
under other discharge current condition can be guaranteed. 
IV.  SIMULATION RESULTS 
To verify the validity of the operation scheme proposed in 
this paper, a power buffer model based on 0 for a 50-Hz 415 
V system was built using Matlab/Simulink platform. The 
parameters used in the simulations are shown in Table I. 
 
TABLE I PARAMETERS FOR CONSTANT POWER LOAD SIMULATIONS 
 
vg 415 V Rs(1000A) 0.216Ω Rs(153A) 0.461Ω 
R 61.33 mΩ Rp(1000A) 0.072Ω Rp(153A) 0.288Ω 
L 0.97 mH Cp(1000A
) 
1.39 F Cp(153A) 6.94 F 
C 10 mF E0 864 V Pl 100 kW 
 
Under pre-sag condition, the dc-link voltage is maintained 
at 859 V at the modulation index of 0.79. A constant power 
load of 100 kW is connected to the buffer. Incidents of 10-
cycles upstream unbalanced faults are used to study the 
performance of the buffer system. The data of the buffer 
system is taken from [2] while that of the battery is from [11]. 
Due to space reason, only a sample of the simulation 
results will be included here. The case shown is pertaining to 
an unbalanced voltage sag which has resulted in 80% positive 
phase sequence plus 20% negative phase sequence 
components buffer terminal voltage. The control method of 
the power buffer is switched from constant power mode to 
constant impedance mode after the sag is confirmed, 2 ms 
from sag initiation. The simulation results are shown in Fig. 7. 
 
Fig. 6  Damping ratio and dominant pole versus battery discharge current. 
 
PCC voltage waveform in Fig. 7(a) shows the occurrence 
of the unbalance voltage sag. Fig. 7(b) shows that the dc-link 
voltage (solid line) decreases soon after the sag initiation but 
the battery connected to the dc-link subsequently boosts the 
voltage and supplies the mismatch power. Vdc is kept within 
desirable range despite the constant impedance control method 
used during the sag period. For comparison purpose, the dc-
link voltage without the battery switch-in is also shown in Fig. 
7(b). Without the battery, the deficiency in power between 
what the upstream can supply and that demanded by the load 
causes the dc-link voltage to decrease to zero following the 
sag occurrence. If this occurs, the load would be disturbed. 
The input current waveform of Fig. 7(c) shows that under the 
unbalanced disturbance condition, through the negative phase 
sequence system controller in the control system, the input 
current drawn from the supply is controlled to be essentially 
balanced. Since the buffer control method is under constant 
impedance mode over the sag period, the input current drops 
to 0.8 p.u. or some 160 A, which is proportional to that of the 
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sag voltage. The buffer current overshoot observed in Fig. 
7(c) is caused by the controller mode change and the 
switching in of the battery following the sag occurrence. The 
2 ms delay assumed between the instance of the detection of 
fault and when the buffer control mode change and the battery 
switch-in has contributed toward the current transient. The 
transient current reaches some 25% above its pre-sag value for 
a very short duration. Therefore, the switching device within 
the buffer has to be rated to carry this transient current 
momentarily. 
Figs. 7 (d) and (e) show the variations of input real- and 
reactive-powers from the upstream system into the buffer and 
the real power supplied by the battery, respectively. It can be 
seen from Fig. 7(d) that the real power supplied by the 
upstream is reduced to 64 kW or 0.64 p.u. of the nominal 
value, over the sag period, and that the input reactive power at 
the PCC is controlled to be zero pre- and post-sag in order to 
satisfy the UPF operation. From Figs. 7 (d) and (e) one also 
finds that the real power supplied by the upstream system 
during pre-fault duration meets the load demand of 100 kW 
and the combined power supplied by the utility and the battery 
during sag is maintained at 100 kW, the mismatch power 
being supplied by the battery energy storage system. 
 
    (a)   (b) 
  
    (c)   (d) 
  
    (e)   (f) 
Fig. 7  Buffer-load response under an unbalanced voltage sag of 80% positive 
phase sequence and 20% negative phase sequence: (a) PCC voltage, (b) DC-
Link voltages, with and without the battery, (c) input current, (d) input real 
and reactive power at PCC, (e) real power supplied by battery bank, (f) DC-
Link voltage performance at discharge current of 153 A (---) and 1000 A (—). 
 
Finally, to verify the influence of the battery parameters on 
the transient performance of buffer system, two sets of battery 
parameters corresponding to different discharge current 
conditions have been used in the simulation. In this example, 
the same battery used in obtaining Fig. 6 has been assumed 
herewith. Fig. 7(f) compare the Vdc response corresponding to 
discharge current of 1000 A and that of 153 A. One notes that 
the response of the latter case, as depicted with dotted line, is 
less well-damped than that of the higher discharge current. 
This verifies the finding described in Sub-section III.C. 
V.  CONCLUSIONS 
A new scheme for the design and operation of power buffer 
is proposed. Under normal network condition, the buffer is to 
operate under constant power mode. When voltage sag occurs, 
the buffer is switched into constant impedance mode, so as to 
mitigate the negative impact of the constant load on voltage 
stability of the system. The mismatch power between the 
upstream source and that demanded by the load during the sag 
is supplied by the battery bank connected to the buffer dc-link. 
Voltage stability of the power system is therefore enhanced. 
Furthermore, analytical expressions governing the load ride-
through capability and the battery state-of-discharge have 
been derived. Through an analysis of the buffer-battery 
transient response characteristic, the most onerous condition 
under which load ride-through can be achieved has been 
identified. The steady state and transient performances of the 
proposed buffer system are verified through simulation. The 
results have demonstrated the effectiveness of the proposed 
scheme in mitigating voltage instability due to disturbances 
occurring in the upstream supply system. 
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